Unlike Si, 2-dimensional (2D) Transition Metal Dichalcogenides (TMDs) offer atomically thin channels for carrier transport in FETs. Despite advantages like superior gate control, steep sub-threshold swing and high carrier mobility offered by 2D FET channels, process related challenges like lack of selective doping techniques like implantation and CMOS compatible process for fabrication of 2D TMD based FETs hinder the anticipated viability of 2D semiconductor technology for future electronic applications. In this letter, we demonstrate a process oriented approach to realize superior ambipolarity in 2D FETs based on TMDs like Molybdenum disulfide (MoS 2 ), Tungsten disulfide (WS 2 ), Molybdenum diselenide (MoSe 2 ) and Tungsten diselenide (WSe 2 ) by enhancing hole current by multiple orders of magnitude in otherwise strong N-type transistors. The method involves Hydrogen Sulfide (H 2 S gas) assisted contact engineering of N-type FETs to introduce surface states that alter device behavior. Based on material characterization and bandstructure calculations, physical insights have been developed to understand the effect of such a contact engineering technique. Subsequently, this technique has been demonstrated to alter device behavior by enhancing hole conduction in originally N-type exfoliated (MoS 2 , WS 2 , MoSe 2 and WSe 2 ) and CVD grown (MoS 2 ) TMD samples to confirm its potential towards enabling the feasibility of 2D semiconductor device technology.
Since decades, Silicon (Si) has dominated the semiconductor industry due to its moderate bandgap and high carrier mobility. Apart from its favorable physical properties, realization of adequate process steps like etching, diffusion and implantation contributed towards technological viability of the Si based semiconductor industry for electronic applications. In order to match the rapidly growing demand for high performance and energy efficient electronic circuits, the Si industry advanced towards transistors as small as few nanometers in channel length, as suggested by Moore's law 1 . Consistent scaling of the device dimensions and limitations on the operating voltage (V DD ) has led to performance degradation of bulk-Si transistors due to Short Channel Effects (SCE), power density constraints and higher static power dissipation respectively. Mitigating SCEs in bulk-Si transistors has become a major challenge and efforts to marginalize and eliminate them were consistently made to achieve the desired performance as predicted by the Moore's law [2] [3] [4] [5] [6] [7] [8] [9] . However, scaling beyond hundreds of nanometers starkly pushed the limits of Si transistors into the regime where quantum effects dominate leading to reemergence of SCEs that degrade performance. It was identified that the 3D nature of Si channel is not serving against SCEs at shorter channel lengths and superior gate control can be achieved by using either ultra-thin channel or multiple gates or both 10 . Hence, atomically thin Graphene and 2D TMDs [11] [12] [13] [14] offer great potential to be used as channel material in short channel
FETs. Unlike Graphene, atomically thin semiconducting TMDs like Molybdenum disulfide (MoS 2 ), Tungsten disulfide (WS 2 ), Molybdenum diselenide (MoSe 2 ) and Tungsten diselenide (WSe 2 ) are predicted to be suitable for complementary logic applications. The atomically thin conducting channel of 2D semiconductors restricts the use of implantation techniques to selectively dope and realize both electron and hole conduction. Techniques have been theoretically studied [15] [16] [17] and few have been experimentally realized to achieve desired polarity of the FETs. These techniques mostly include surface charge transfer by ionic sources [18] [19] [20] [21] [22] and few others involve non-selective doping during the material growth process 23, 24 H 2 S is widely used as the precursor for S during the growth (CVD) process of S based TMDs like MoS 2 and WS 2 primarily because it decomposes on transition metal surface at high temperature. However, studies have shown low temperature partial decomposition of H 2 S on TMD that introduces extra S atoms on the surface followed by a complete catalytic decomposition to remove these S atoms 35 . Such a mechanism is feasible inside a TMD CVD growth reactor with H 2 S maintained at a certain pressure while the target is kept at a low temperature. The mechanism discussed in 35 has been illustrated in figure 1 . At temperature as low as 350 °C, H 2 S gets adsorbed on the surface of TMD with the formation of H 2 S-S bonds followed by release of H 2 thereby leaving behind S atoms on the surface of the target (TMD). TMD samples were exposed to H 2 S at 350 °C inside a CVD growth furnace. From [35] , it is expected that S gets introduced on the surface of TMD films, however, the same needs to be experimentally verified. Moreover, such a process, if not controlled, on thin TMD films can lead to damage to the crystal lattice and eventually alter the fundamental molecular structure of the film. In order to verify that the fundamental molecular structure is held intact even after exposure to H 2 S, Raman spectra were captured for all TMDs pre and post exposure and compared. It is observed in figure 2 that the signature Raman peaks (E 2g and A 1g ) for all TMDs (MoS 2 , WS 2 , MoSe 2 and WSe 2 ) are present in the Raman spectra before and after H 2 S exposure implying that samples retain their molecular structure post exposure. A blue shift is observed in the position of Raman peaks after H 2 S exposure which implies enhanced electron-phonon coupling 36 . Enhanced coupling is attributed to stronger interaction between electrons and surface added S (atoms after H 2 S exposure) owing to smaller size and high electronegativity of S atom. Moreover, reduced shoulders near the peaks are attributed to reduced defect density on the surface, post-exposure. In order to investigate chemical changes on the surface of TMDs, X-ray Photoelectron Spectroscopy (XPS) spectra of unexposed and exposed samples were captured and compared. As shown in figure 3, S peaks are observed only in the XPS spectra of unexposed MoS 2 and WS 2 samples and not in that of MoSe 2 . Interestingly, all samples (MoS 2 , WS 2 , MoSe 2 and WSe 2 ) exhibit S peaks in their XPS spectra post-exposure. It is observed that, post-H 2 S exposure, intensity of peaks corresponding to 2p orbitals from S atoms increased in MoS 2 and WS 2 samples whereas S-2p peaks appeared in XPS spectra of MoSe 2 and WSe 2 which are otherwise absent in XPS spectra of pristine MoSe 2 and WSe 2 samples. It is therefore validated that S atoms are incorporated on the surface of TMDs after H 2 S exposure. As inferred from Raman spectra, lowering of shoulder around prominent peaks in XPS spectra also implies that the defect density in these samples has been significantly reduced as a result of H 2 S exposure. It is interesting to investigate the effect of surface S atoms on the behavior of TMD based FETs. In order to fabricate TMD FETs, TMD crystals are first exfoliated using the standard scotch tape method on thermally grown 90 nm SiO 2 on p-type Si samples. Such a stack is used to fabricate back-gated FETs where p-type Si is used as the back gate.
After exfoliation, few layered flakes are identified through optical microscope. In order to eliminate variation due to flake thickness, standard (unexposed to H 2 S) and contact engineered (exposed to H 2 S) FETs are fabricated on a single flake with uniform thickness along its length. Flake identification was followed by patterning channel region through e-beam lithography so that it can be masked with Al 2 O 3 , which is deposited using e-beam evaporator, to prevent H 2 S exposure of channel. Standard FETs are fabricated by patterning source/drain contacts through e-beam lithography followed by metal deposition and lift-off. Post-lift-off, samples are annealed at 200 ˚C for 10 minutes to ensure proper contact between metal and TMD. The fabricated standard FETs with Al 2 O 3 passivation on channel are electrically characterized. Immediately after DC characterization, samples are exposed to H 2 S at 350 ˚C inside a CVD growth chamber followed by fabrication of contact engineered FET on the left over region of the same flake on which standard FETs are fabricated. The fabrication process of contact engineered FETs involved S/D contact patterning and metal deposition followed by lift-off and post-anneal at 200 ˚C. The channel of contact engineered FETs was already masked as a result of the Al 2 O 3 deposition step discussed earlier. It is important to point out that the fabrication process followed for standard and contact engineered FETs is exactly the same without any process variation. This is done to ensure a legitimate comparison between standard and contact engineered FETs so that the actual effect of S atoms on the surface can be probed. Figure 4 shows the schematic of standard and contact engineered FETs fabricated on the same TMD film. Along with improved hole current, electron current has improved for all the TMDs which is attributed to improved bonding at the contact due to the presence of S atoms on the surface.
When compared with FETs on few layer exfoliated MoS 2 channel, FETs on monolayer CVD MoS 2 channel are expected to exhibit stronger unipolar behavior owing to a large band gap and high defect density that pins the Fermilevel much closer to CBM 27 . Therefore, the challenge is to realize ambipolar FETs on monolayer CVD MoS 2 . FETs are fabricated on full-coverage CVD monolayer MoS 2 (from 2D semiconductors) grown on 90 nm thick SiO 2 on ptype Si sample. The sample is patterned to etch (inside an RIE chamber in O 2 plasma) undesired MoS 2 regions so that individual MoS 2 channels can be isolated. Al 2 O 3 is then deposited to mask the channel region against H 2 S exposure followed by S/D patterning and metal deposition for fabrication of standard FETs and subsequent DC characterization. Next, the samples are exposed with H 2 S at desired chamber conditions for the proposed contact engineering followed by patterning and metal deposition for S/D electrodes of contact engineered FETs. In order to explain the observed contact engineering led enhanced hole injection and positive shift in V TH , we performed DFT simulations to calculate the bandstructure of various surface topologies of all four TMDs. Three different surface topologies-(a) defect-free, (b) surface with Chalcogen vacancy and (c) defect-free surface with S at an interstitial site are simulated to extract the bandstructure. In general, it is observed that unlike a surface with chalcogen vacancy where a donor state is present near conduction band minimum (CBM), S at an interstitial site results in acceptor states near Valence band maximum (VBM). Such introduction of surface states near VBM has been observed consistently for all TMDs-MoS 2 , WS 2 , MoSe 2 and WSe 2 in figures 7, 8, 9 and 10 respectively. It is well known that surface states lead to FLP of metal Fermi level close to CBM or VBM depending on their location in the bandgap 37, 38 . Therefore, we propose that H 2 S assisted contact engineering leads to S atoms on the surface (validated by XPS spectra in figure 3 ) that in turn introduce surface acceptor states thereby pinning the metal Fermi level close to VBM of all TMDs. As a result of FLP near VBM, enhanced hole injection is achieved along with positive shift in V TH . (d) and (e): Enhanced electron conduction for positive gate voltage due to downward band bending causing narrower Schottky barrier to facilitate more electron injection across the contact, corresponding to ON state of the transistor. Enhanced electron current is also observed in contact engineered transistors which is attributed to improved bonding at the contacts which narrows the tunneling barrier thereby enhancing tunneling current. Note: Yellow and red arrows correspond to tunneling and thermionic components of the total current. Tunneling electron current increases exponentially with increasing gate voltage owing to reduced SBW.
Such a Chalcogen based technique to alter transistor behavior and controllably achieve enhanced hole current and subsequent improvement in ambipolarity has been demonstrated for the first time. Besides involving dry chemistry, this technique is CMOS process compatible and hence scalable. It also supports bulk processing as H 2 S exposure of multiple samples can be performed at the same time inside a single chamber. As discussed earlier, in order to establish 2D semiconductor technology, fabrication methods need to be developed to achieve both NMOS and PMOS transistors so that challenges in realizing complementary logic application can be addressed. This technique promises great potential in realizing PMOS transistors for all TMDs and therefore it is projected to be a generic method to achieve 2D TMD based PMOS FETs. 
